Abstract
GPUs play an increasingly important role in high-performance computing. While developing naive code is straightforward, optimizing massively parallel applications requires deep understanding of the underlying architecture. The developer must struggle with complex index calculations and manual memory transfers. This article classifies memory access patterns used in most parallel algorithms, based on Berkeley's Parallel "Dwarfs." It then proposes the MAPS framework, a device-level memory abstraction that facilitates memory access on GPUs, alleviating complex indexing using on-device containers and iterators. This article presents an implementation of MAPS and shows that its performance is comparable to carefully optimized implementations of real-world applications.
| Original language | English |
|---|---|
| Article number | 44 |
| Journal | ACM Transactions on Architecture and Code Optimization |
| Volume | 11 |
| Issue number | 4 |
| DOIs | |
| State | Published - 1 Dec 2014 |
Keywords
- GPGPU
- Heterogeneous computing architectures
- Memory abstraction
- Memory access patterns
Fingerprint
Dive into the research topics of 'MAPS: Optimizing massively parallel applications using device-level memory abstraction'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver